



PHILIPS

Test challenges in SiP3

- Component level test : the transducers, IC's, passives, substrates
 - Placement(position & orientation)
 - Interconnection (pin level)
 - Value / function / performance is KGD

} Assembly process related, DfT be in to enable and must to reduce test effort => relying KGD , but how good

- Align or adjust to compensate for process and product immaturity
- System level
 - Performance
 - Critical packaging parameters
 - Calibration
- DfT to enable structural/functional test on assembly level:
 - alternative test methods, indirect measurement of non electric parameters

© Koninklijke Philips Electronics N.V. Philips Applied Technologies, Ludo Stulens, 26-04-2006 2

Test challenges in SiP3

- KGD / KGM for all assembling components:
 - Full coverage testing at wafer level: parametric, system,
 - Issues to resolve: at-speed testing, wafer probing
 - For MEMS components: dicing can introduce defects or parameter shift !!!

- Structural test with functional check strategy requires robust designs and robust processes:
 - CTQ down-flow process and relation to testing is very important.
 - Product and process verification are during development phase are very important to:
 - Identify the fault spectrum or defect distribution.
 - To adapt the design reducing the fault spectrum
 - To correct the test strategy if needed (DfT / test programs/ test equipment)
 - Process control and SPC during manufacturing is mandatory, fast feedback to product and process development must be organised , especially during trial runs and ramp-up

Other general test issues

- Different fields of application – Different levels of quality required
 - Consumer : Low Cost and <200 ppm delivery quality
 - Automotive: below 0 PPM delivery quality, reliability
 - Medical: accuracy, reliability, contamination, calibration,

- How to test/calibrate one-time-use, disposable diagnostic devices for bio sensor applications.

Test process management for SiP/3 devices

